DV Papers: Regression

ESL Papers: HW/SW Codesign Track

Hardware/software/embedded co-design for early development.

ESL Papers: SystemC Verification Track

Verification Techniques using SystemC

Tea Break & Networking

Enjoy a tea break while you mingle with DVCon India's exhibitors, located in hallways throughout the conference area.

DV Papers: UVM-II

DV Papers: MISC-II

DV Papers: Low Power

ESL Papers: Virtual Prototype Track

Virtual Prototyping creation, application and power modeling.

ESL Papers: TLM Track

Transaction-level modeling for system-level design (VP, Multi-core, Performance, etc.)

Lunch Break

Take time to network and mingle with other conference attendees while
enjoying a buffet lunch. Exhibits will be open throughout the conference
area, so be sure to stop by the booths and see what's new. 


Subscribe to DVCon India RSS
Subscribe to DVCon India RSS