	Wednesday, September 13, 2023 Design and Verification							
Start	End	General Sessions - Grand Victoria				DVCON	<b>Exhibit Areas</b>	
9:00	9:15	DVCon India 2023 Inauguration  CONFERENCE AND EXHIBITION						
9:15	10:00	sanaeep Menrotra, VP Engineering, synopsys						
10:00	10:30	Abni kolpekwar, vr & GM – DV1, Siemens EDA						
	11:30	Panelists: Siva Kumar, Microsoff; Garima Srivastava, Samsung; Sundar PH, Western Digital; Susnrut Veerapur, Cadence; Moderator: Anika Sunda, Cadence						
11:30	11:45	Tea Break & Networking						
Start	End	Track 1 - Grand Victoria B	Track 2 - Grand Victoria A	Track 3 – Robusta & Arabica	Ti	rack 4 - Marquis		
11:45	12:30	Tutorial 1A: <b>Static Signoff Best Practices – Learnings and experiences from industry use cases</b> <i>Real Intent</i>	Tutorial 2A: <b>Improving Debug Productivity using latest AI &amp; ML Techniques</b> Cadence	Short Workshop 3A_1: Accellera's Latest Updates and a Look Forward Accellera	Short Workshop 4A_1: Identifying and overcoming Multi-Die System Verification Challenges  Synopsys			
12:30	13:15			Short Workshop 3A_2: Advanced Core/SoC Verification for RISC-V and Other Cores Breker	Short Workshop 4A_2: Accelerating heterogeneous SoC designs with prebuilt blueprints and cloud hardware assisted emulation and prototyping  SoC.one			
13:15	14:15	Lunch Break					<b>EXHIBIT HOURS</b>	
14:15	14:45	Keynote: Journeying Beyond Al: Unleashing the Art of Verification  P R Sivakumar, Founder and CEO, Maven Silicon						
14:45	15:15	Keynote: Al for Chin Design: Scaling DV Canacity to Meet Massive Demand Growth					11:00am to 10:00pm	
15:15	15:45	Keynote: Rugs Transistors Chips and Wayes - A Panoramic View of the Journey from Four to a Quintillion and Reyard						
15:45	16:00							
	16:45	Tutorial 1B: <b>Taking the first steps towards</b> verifying billion gate designs with formal  methods	Tutorial 2B: Fast track RISC-V System Validation Using Hardware Assisted Verification Platforms Synopsys	Short Workshop 3B_1: Automation of Realisation Layer for IP/SoC using PSS &		4B_1: An Overview of Ethernet in Automotive SoCs and its	et	
				SystemRDL Agnisys	<b>Verification</b> Synopsys & ST Microelectronics			
16:45	17:30			Short Workshop 3B_2: CXL Verification using Portable Stimulus Vayavya	, , ,	pp 4B_2: UCle based Design Verification Cadence		
17:30	17:45		Day 1 Closin			Cadence		
	19:00							
19:00	19:10	DVCon India 2023 Awards Welcome						
19:10		Leadership Talk: Force Multiplier						
20:00	20:15	DVCon India 2023 Awards						
20:15	22:00	Dinner						

## Thursday, September 14, 2023 DESIGN AND VERIFICATION" General Sessions - Grand Victoria Start End Poster Area 9:15 9:00 Welcome & TPC Update CONFERENCE AND EXHIBITION Keynote: Enabling highest quality Pre & Post Silicon Verification and Validation Strategies for SoC INDIA 9:45 9:15 Srinivasa Kumar, VP Engineering, Qualcomm Keynote: Practical Applications of Machine Learning in Design Verification 9:45 10:15 Jaaadeesh Jonna, Director, Tessolve Industry Panel: Revolutionizing System-Level Verification and Validation: Implications for India's Innovation Drive 10:15 11:15 Panelists: Amardeep Punhani, NXP; Anil Kempanna, Cientra; Hieu Tran, SoC.one; Deepak Shankar Mirabilis Design; Sourabh Jain, ISRO; Moderator; Shakeel Jeeawoody, Siemens 11:15 11:30 Tea Break & Networking End Track 3 – Robusta & Arabica Track 1 - Grand Victoria B Track 2 - Grand Victoria A Track 4 - Marauis Start 13:00 Paper Session 1A (New Design Ideas & Disruptive Trends) Paper Session 2A (Formal Verification) Paper Session 3A (Design & Verif. Reuse & Automation) Paper Session 4A (Mixed Signal & Low Power) 11:30 1A1 - [8717] No gain without RISC- A novel approach for 2A1 - [628] Revolutionizing Proof Convergence for 3A1 – [9578] Coverage Acceleration and Testcase Pruning accelerating and streamlining RISC-V Processor functional 4A1 - [3422] Wrong clamps can kill your chip!!.... find them early 11:30 12:00 Algorithmic Designs: Combining Multiple Formal using Smart Stimuli Generator in SOC Verification verification with register change dump methodology. Verification Tools 1A2 - [5538] Code-Test-Verify all for free – Assertions + 2A2 - [9536] Quiescent Formal Checks (QFC) for 3A2 – [6347] Efficient Verification of Arbitration Design with 4A2 – 194231 Robust Low Power Verification Strategy for a Complex 12:30 12:00 Verilators Detecting Deep Design Bugs - Sooner and Faster a Generic Model 3DIC System with Split Power Management Architecture 1A3 - [1971] Efficacious Verification of Irreproachable and 4A3 – [5290] Fast Convergence Modular Advanced Smart-Hybrid Steady Data Transfer Protocol for high-speed die-to-die 2A3 - [6042] FV: A Robust Solution for Tackling Design 13:00 3A3 - [6533] - Python empowered GLS Bringup Vehicle Testbench (FCMAST) to automate and expedite SoC gate level 12:30 Complexities -A Case Study on In-Band ECC communication on a 3DIC Chip simulations closure 14:00 13:00 Lunch Break

Posters and Exhibitor Visit

Tea Break & Networking

DV Cycle

Gold: A Case Study on Finding Starvations and Deadlocks 3C1 - [2750] Performance Analysis and Acceleration of

Paper Session 3B (Design & Verif. Reuse & Automation)

3B2 - [285] UVM Sequence Layering for Register Sequences

3B3 - [1126] HISIG- An Efficient Gate Level Simulation Flow

Paper Session 3C (Design & Verif. Reuse & Automation)

Achieve DV Sian-off with Emphasis on Quality and Quicker

3C2 - [3142] An Efficient Verification Methodology to

3C3 - [6744] Disaggregated methodology in Multi-die

3B1 - [8516] Tackling the verification complexities of a

processor subsystem through Portable stimulus

for a Hard IP Inside a Soft IP

High Bandwidth Memory System

SoC- A Server SoC Case Study

Awards & Closina

Paper Session 4B (Functional Safety & Security)

4B2: 5724 ASIL B/D Fault Campaign Strategy for Computer Vision Core

Paper Session 4C (Static Verification)

4C3 - [2722] Techniques to identify reset metastability issues due to soft

4B3 - [9612] Formal Verification + CIA Triad: Winning Formula for

**4C1** – [1147] Statistical Analysis of Clock Domain Crossings

4C2 - [3353] PropGen: An Automated Flow to Generate SVA

Properties for Formal and Simulation methods

Poster Hours

11:15am to 5:45pm

4B1 - [9164] Holistic Verification of Bus Health Monitor in Automotive

SoC using BHMVC and ParaHunter

using Soft Test Library (STL)

Hardware Security

resets

Paper Session 2B (Formal Verification)

2B1 - [779] Pseudo-LRU Not Efficient in Real World? Use

2B2 - [264] Paradiam Shift In Power Aware Simulation

2B3 - [2523] Covering all the bases: Coverage-driven

Formal Verification Sign-off of Pipelined Error Detection

Paper Session 2C (Formal Verification)

2C1 - [2546] When Last Minute Formal Verification Strikes

2C2 - [6610] Raising the Bar: Achieving Formal Verification

Sign-Off for Complex Algorithmic Designs, with a Dot

Verification Sign-off through Dynamic Simulation and

2C3 - [4818] Accelerating SoC Sensor Network

Product Accumulate Case Study

Formal Verification Syneray

in a Project nearing Tape-in using RTL embedded

Formal Verification to Bridge the Gap

Usina Formal Techniques

assertions

14:00

14:30

14:30

15:00

15:30

16:00

16:15

16:15

16:45

17:15

17:45

14:30

16:00

15:00

15:30

16:00

16:15

17:45

16:45

17:15

17:45

18:15

Paper Session 1B (Verification & Validation)

1B2 - [2304] A Faster and Efficient Constraint Verification

1B3 - [2910] Breaking Down Barriers: Achieving Seamless

Paper Session 1C (Verification & Validation)

1C2 - [6862] A Generic Verification Methodology for Chip

Protocol Conversion with UVM Component Layering

1C1 – [4003] Tabled Data Into Query Able Data key

to Chip Interrupt Handling in a Multi-Chip SoC (3DIC)

1C3 - [8579] Automotive RADAR bitfields Verification to

concepts demonstrated using DDR5 example

support Validation of Silicon bring-up

1B1 – [6285] Netlist Enabled Emulation Platform for

Accelerated Gate Level Verification

Methodology for GFX SOCs