Wednesday, September 13, 2023 Design and Verification™					
Start	End			DVCON	<b>Exhibit Areas</b>
9:00	9:15	DVCon India 2023 Inauguration  Vision Talk: Autonomous Verification: Are we there vet?  CONFERENCE AND EXHIBITION  A PROPERTY OF THE PROPERTY			
9:15	10:00	Vision Talk: Autonomous Verification: Are we there yet?  Sandeep Mehrotra, VP Engineering, Synopsys			
10:00	10:30	Keynote: Smart Verification: Faster is not enough!			
		Abhi Kolpekwar, VP & GM – DVT, Siemens EDA Industry Panel: Closing DV Gaps in ever increasing SOC Design size Vs shrinking Time to Market			
10:30	11:30	Panelists: Siva Kumar, Microsoft; Garima Srivastava, Samsung; Sundar PH, Western Digital; Sushrut Veerapur, Cadence; Moderator: Anika Sunda, Cadence			
11:30	11:45	Tea Break & Networking			
Start	End	Track 1 - Grand Victoria B Track 2 - Grand Victoria A	Track 3 – Robusta & Arabica	Track 4 - Marquis	
11:45	12:30	Tutorial 1A: Static Signoff Best Practices – Learnings and experiences from industry  Tutorial 2A: Improving Debug Productivity using latest AI & ML Techniques	Short Workshop 3A_1: Accellera's Latest Updates and a Look Forward Accellera	Short Workshop 4A_1: Identifying and overcoming Multi-Die System Verification Challenges Synopsys	
12:30	13:15	use cases Real Intent  Cadence	Short Workshop 3A_2: Advanced Core/SoC Verification for RISC-V and Other Cores Breker	Short Workshop 4A_2: Accelerating heterogeneous SoC designs with prebuilt blueprints and cloud hardware assisted emulation and prototyping SoC.one	
13:15	14:15				
14:15	14:45	Keynote: Journeying Beyond Al: Unleashing the Art of Verification  P R Sivakumar, Founder and CEO, Maven Silicon			
14:45	15:15	Keynote: Alfor Chin Design: Scaling DV Canacity to Meet Massive Demand Growth			
15:15	15:45	Keynote: Bugs, Transistors, Chips, and Waves - A Panoramic View of the Journey from Four to a Quintillion, and Beyond			
15:45	16:00	Vishwanath Ananthakrishnan, SVP & GM, Miratra			
16:00	16:45	Tutorial 1B: Taking the first steps towards	Short Workshop 3B_1: Automation of Realisation Layer for IP/SoC using PSS & alidation SystemRDL	Short Workshop 4B_1: An Overview of Ethernet 10Base-T1S in Automotive SoCs and its Verification Synopsys & ST Microelectronics	
		verifying billion gate designs with formal methods wethods and state of the state o			
16:45	17:30	Axiomise Synopsys	Short Workshop 3B_2: CXL Verification using Portable Stimulus Vayavya	Short Workshop 4B_2: <b>UCIe based Design Verification</b> Cadence	-
17:30	17:45	Day 1 Clos	Day 1 Closing Remarks		
17:45	19:00	Drinks & Networking			
19:00	19:10	DVCon India 2023 Awards Welcome			
19:10	20:00	<b>Leadership Talk: Force Multiplier</b> Major Deepak Iyer, Founder and CEO, Mastery Inside			
20:00	20:15	DVCon India 2023 Awards			
20:15	22:00	Dinner			