

Wednesday, September 13, 2023



Start	End	General Sessions - Grand Victoria				Exhibit Areas
9:00	9:15	<b>DVCon India 2023 Inauguration</b>				
9:15	10:00	<b>Vision Talk: Autonomous Verification: Are we there yet?</b> <i>Sandeep Mehrotra, VP Engineering, Synopsys</i>				
10:00	10:30	<b>Keynote: Smart Verification: Faster is not enough!</b> <i>Abhi Kolpekwar, VP &amp; GM – DVT, Siemens EDA</i>				
10:30	11:30	<b>Industry Panel: Closing DV Gaps in ever increasing SOC Design size Vs shrinking Time to Market</b> <i>Panelists: Siva Kumar, Microsoft; Garima Srivastava, Samsung; Sundar PH, Western Digital; Sushrut Veerapur, Cadence; Moderator: Anika Sunda, Cadence</i>				
11:30	11:45	<b>Tea Break &amp; Networking</b>				
Start	End	Track 1 - Grand Victoria B	Track 2 - Grand Victoria A	Track 3 – Robusta & Arabica	Track 4 - Marquis	EXHIBIT HOURS  11:00am to 10:00pm
11:45	12:30	<b>Tutorial 1A: Static Signoff Best Practices – Learnings and experiences from industry use cases</b> <i>Real Intent</i>	<b>Tutorial 2A: Improving Debug Productivity using latest AI &amp; ML Techniques</b> <i>Cadence</i>	Short Workshop 3A_1: <b>Accellera's Latest Updates and a Look Forward</b> <i>Accellera</i>	Short Workshop 4A_1: <b>Identifying and overcoming Multi-Die System Verification Challenges</b> <i>Synopsys</i>	
12:30	13:15			Short Workshop 3A_2: <b>Advanced Core/SoC Verification for RISC-V and Other Cores</b> <i>Breker</i>	Short Workshop 4A_2: <b>Accelerating heterogeneous SoC designs with prebuilt blueprints and cloud hardware assisted emulation and prototyping</b> <i>SoC.one</i>	
13:15	14:15	<b>Lunch Break</b>				
14:15	14:45	<b>Keynote: Journeying Beyond AI: Unleashing the Art of Verification</b> <i>P R Sivakumar, Founder and CEO, Maven Silicon</i>				
14:45	15:15	<b>Keynote: AI for Chip Design: Scaling DV Capacity to Meet Massive Demand Growth</b> <i>Dr. Ziyad Hanna, GM-Israel, Cadence</i>				
15:15	15:45	<b>Keynote: Bugs, Transistors, Chips, and Waves - A Panoramic View of the Journey from Four to a Quintillion, and Beyond</b> <i>Vishwanath Ananthakrishnan, SVP &amp; GM, Mirafra</i>				
15:45	16:00	<b>Tea Break &amp; Networking</b>				
16:00	16:45	<b>Tutorial 1B: Taking the first steps towards verifying billion gate designs with formal methods</b> <i>Axiomise</i>	<b>Tutorial 2B: Fast track RISC-V System Validation Using Hardware Assisted Verification Platforms</b> <i>Synopsys</i>	Short Workshop 3B_1: <b>Automation of Realisation Layer for IP/SoC using PSS &amp; SystemRDL</b> <i>Agnisys</i>	Short Workshop 4B_1: <b>An Overview of Ethernet 10Base-T1S in Automotive SoCs and its Verification</b> <i>Synopsys &amp; ST Microelectronics</i>	
16:45	17:30			Short Workshop 3B_2: <b>CXL Verification using Portable Stimulus</b> <i>Vayavya</i>	Short Workshop 4B_2: <b>UCIe based Design Verification</b> <i>Cadence</i>	
17:30	17:45	<b>Day 1 Closing Remarks</b>				
17:45	19:00	<b>Drinks &amp; Networking</b>				
19:00	19:10	<b>DVCon India 2023 Awards Welcome</b>				
19:10	20:00	<b>Leadership Talk: Force Multiplier</b> <i>Major Deepak Iyer, Founder and CEO, Mastery Inside</i>				
20:00	20:15	<b>DVCon India 2023 Awards</b>				
20:15	22:00	<b>Dinner</b>				