

Thursday, September 14, 2023



Start	End	General Sessions - Grand Victoria				Poster Area
9:00	9:15	Welcome & TPC Update				
9:15	9:45	<b>Keynote: Enabling highest quality Pre &amp; Post Silicon Verification and Validation Strategies for SoC</b> Srinivasa Kumar, VP Engineering, Qualcomm				
9:45	10:15	<b>Keynote: Practical Applications of Machine Learning in Design Verification</b> Jagadeesh Jonna, Director, Tessolve				
10:15	11:15	<b>Industry Panel: Revolutionizing System-Level Verification and Validation: Implications for India's Innovation Drive</b> Panelists: Amardeep Punhani, NXP; Anil Kempanna, Cienra; Hieu Tran, SoC.one; Deepak Shankar Mirabilis Design; Sourabh Jain, ISRO; Moderator: Shakeel Jeeawoody, Siemens				
11:15	11:30	Tea Break & Networking				<b>Poster Hours</b> 11:15am to 5:45pm
Start	End	Track 1 - Grand Victoria B	Track 2 - Grand Victoria A	Track 3 - Robusta & Arabica	Track 4 - Marquis	
11:30	13:00	<b>Paper Session 1A (New Design Ideas &amp; Disruptive Trends)</b>	<b>Paper Session 2A (Formal Verification)</b>	<b>Paper Session 3A (Design &amp; Verif. Reuse &amp; Automation)</b>	<b>Paper Session 4A (Mixed Signal &amp; Low Power)</b>	
11:30	12:00	<b>1A1 - [8717]</b> No gain without RISC- A novel approach for accelerating and streamlining RISC-V Processor functional verification with register change dump methodology.	<b>2A1 - [628]</b> Revolutionizing Proof Convergence for Algorithmic Designs: Combining Multiple Formal Verification Tools	<b>3A1 - [9578]</b> Coverage Acceleration and Testcase Pruning using Smart Stimuli Generator in SOC Verification	<b>4A1 - [3422]</b> Wrong clamps can kill your chip!.... find them early	
12:00	12:30	<b>1A2 - [5538]</b> Code-Test-Verify all for free - Assertions + Verilators	<b>2A2 - [9536]</b> Quiescent Formal Checks (QFC) for Detecting Deep Design Bugs - Sooner and Faster	<b>3A2 - [6347]</b> Efficient Verification of Arbitration Design with a Generic Model	<b>4A2 - [9423]</b> Robust Low Power Verification Strategy for a Complex 3DIC System with Split Power Management Architecture	
12:30	13:00	<b>1A3 - [1971]</b> Efficacious Verification of Irreproachable and Steady Data Transfer Protocol for high-speed die-to-die communication on a 3DIC Chip	<b>2A3 - [6042]</b> FV: A Robust Solution for Tackling Design Complexities -A Case Study on In-Band ECC	<b>3A3 - [6533]</b> - Python empowered GLS Bringup Vehicle	<b>4A3 - [5290]</b> Fast Convergence Modular Advanced Smart-Hybrid Testbench (FCMAST) to automate and expedite SoC gate level simulations closure	
13:00	14:00	Lunch Break				
14:00	14:30	Posters and Exhibitor Visit				
14:30	16:00	<b>Paper Session 1B (Verification &amp; Validation)</b>	<b>Paper Session 2B (Formal Verification)</b>	<b>Paper Session 3B (Design &amp; Verif. Reuse &amp; Automation)</b>	<b>Paper Session 4B (Functional Safety &amp; Security)</b>	
14:30	15:00	<b>1B1 - [6285]</b> Netlist Enabled Emulation Platform for Accelerated Gate Level Verification	<b>2B1 - [779]</b> Pseudo-LRU Not Efficient in Real World? Use Formal Verification to Bridge the Gap	<b>3B1 - [8516]</b> Tackling the verification complexities of a processor subsystem through Portable stimulus	<b>4B1 - [9164]</b> Holistic Verification of Bus Health Monitor in Automotive SoC using BHMVC and ParaHunter	
15:00	15:30	<b>1B2 - [2304]</b> A Faster and Efficient Constraint Verification Methodology for GFX SOCs	<b>2B2 - [264]</b> Paradigm Shift In Power Aware Simulation Using Formal Techniques	<b>3B2 - [285]</b> UVM Sequence Layering for Register Sequences	<b>4B2: 5724</b> ASIL B/D Fault Campaign Strategy for Computer Vision Core using Soft Test Library (STL)	
15:30	16:00	<b>1B3 - [2910]</b> Breaking Down Barriers: Achieving Seamless Protocol Conversion with UVM Component Layering	<b>2B3 - [2523]</b> Covering all the bases: Coverage-driven Formal Verification Sign-off of Pipelined Error Detection Filter	<b>3B3 - [1126]</b> HISIG- An Efficient Gate Level Simulation Flow for a Hard IP Inside a Soft IP	<b>4B3 - [9612]</b> Formal Verification + CIA Triad: Winning Formula for Hardware Security	
16:00	16:15	Tea Break & Networking				
16:15	17:45	<b>Paper Session 1C (Verification &amp; Validation)</b>	<b>Paper Session 2C (Formal Verification)</b>	<b>Paper Session 3C (Design &amp; Verif. Reuse &amp; Automation)</b>	<b>Paper Session 4C (Static Verification)</b>	
16:15	16:45	<b>1C1 - [4003]</b> Tabled Data Into Query Able Data key concepts demonstrated using DDR5 example	<b>2C1 - [2546]</b> When Last Minute Formal Verification Strikes Gold: A Case Study on Finding Starvations and Deadlocks in a Project nearing Tape-in using RTL embedded assertions	<b>3C1 - [2750]</b> Performance Analysis and Acceleration of High Bandwidth Memory System	<b>4C1 - [1147]</b> Statistical Analysis of Clock Domain Crossings	
16:45	17:15	<b>1C2 - [6862]</b> A Generic Verification Methodology for Chip to Chip Interrupt Handling in a Multi-Chip SoC (3DIC)	<b>2C2 - [6610]</b> Raising the Bar: Achieving Formal Verification Sign-Off for Complex Algorithmic Designs, with a Dot Product Accumulate Case Study	<b>3C2 - [3142]</b> An Efficient Verification Methodology to Achieve DV Sign-off with Emphasis on Quality and Quicker DV Cycle	<b>4C2 - [3353]</b> PropGen: An Automated Flow to Generate SVA Properties for Formal and Simulation methods	
17:15	17:45	<b>1C3 - [8579]</b> Automotive RADAR bitfields Verification to support Validation of Silicon bring-up	<b>2C3 - [4818]</b> Accelerating SoC Sensor Network Verification Sign-off through Dynamic Simulation and Formal Verification Synergy	<b>3C3 - [6744]</b> Disaggregated methodology in Multi-die SoC- A Server SoC Case Study	<b>4C3 - [2722]</b> Techniques to identify reset metastability issues due to soft resets	
17:45	18:15	Awards & Closing				