

DVCon India 2024: Selected Posters List

<p>P1:315 - Design and Implementation of a Protocol-Agnostic Serial Bus Analyzer for Real-Time Waveform Debugging and Verification <i>Harshal Advane, Marvell</i></p>
<p>P2:1079 - Leveraging AI/ML Models for Enhanced VLSI Design and Verification <i>Ayush Jain and Sudha Jain, onsemi</i></p>
<p>P3:1946 - Framework for Automated Connectivity Checks for core and SOCs <i>Avinaba Tapadar, Akash Singh, Mohit Solanki, Raghu B R and Srobona Mitra, Qualcomm</i></p>
<p>P4:2432 - Methodology for SDF back annotated Gatesims for a Mixed signal IP <i>Saksham Soni, Nilay Desai and Amlan Chakrabarti, AMD</i></p>
<p>P5:3022 - A New Approach Of Hardware Verification Through Natural Language Queries <i>Priya Aggarwal, Samuel Katapur, Parth Bhatia, Viral Sharma and Nusrat Ali, TI</i></p>
<p>P6:3800 - Enhanced SoC DV Infrastructure for expediting multi-chiplet boot using Ndie Simulation <i>Vignesh Adiththan, Vinay Swargam, Ayush Agrawal, Harshal Kothari and Madhukar Ramegowda, Samsung</i></p>
<p>P7:3826 - An Efficient & Effective way Power Integrity Signoff for Long RTL Vectors <i>Abhinav Gaur, Akhilesh Mishra, Love Gupta and Manmeet Singh, NXP</i></p>
<p>P8:4050 - Methodology for Efficient Fault Injection using Random Sampling <i>Vedant Garg, Prashantkumar Sonavane and James Kim, Synopsys, Samsung</i></p>
<p>P9:4121 - Optimised Technique for Implementation of IOL Test-Suite <i>Vatsal Jain, Krishna Raman Singh and Anmol Kathuria, Siemens</i></p>
<p>P10:4134 - Dynamically Configurable Generic Smart Interrupt Service Routine (ISR) Framework for Multi-Cluster 2.5D, 3DIC Chiplets <i>Padma Vutukuru, Lalithraj Mailappa and Sekhar Dangudubiyam, Samsung</i></p>
<p>P11:5391 - Digital Mixed Signal Verification Methodology for Highly Integrated Automotive RADAR SoC <i>Sainath Karlapalem, Atish Savale and Dheeraj B, NXP</i></p>
<p>P12:6284 - Generic Configurable Checker Architecture for functional verification accelerated with AI/ML <i>Chandana Nallangi and Pavitra Balasubramanian, NXP.</i></p>
<p>P13:6375 - Unleashing UCle verification by capturing complex AI dataloads using distributed and ndie simulations for multi-chiplet SoC <i>Harshal Kothari, Vinay Swargam, Jerin M Jose, Jasobanta Sahoo and Madhukar Ramegowda, SSIR</i></p>

P14: 7039 - Automation of Glitch Checker Implementation on Various Design Interfaces/Boundaries

Nikhila Pranavi Adari, NXP

P15: 7132 - Synergizing Functional Safety and Fault Simulation: Towards Robust and Reliable Systems in Safety-Critical SoCs

Santosh Mahale and Shantanu Lele, Marvell

P16: 7372 - Efficiently Analysing Unreachable Properties in Configuration-Based Designs with Automated Mode-Aware Coverage Analysis

Vedprakash Mishra and Shravya Jampana, Intel

P17: 7968 - GEN AI based assertion code pattern generation

Mrinal Kar, Yash Kumar, Rohit Kumar, Karthikeyan Sundaram, Sathish Kumar K, Manikandan S, Murthy Siriginedi Nvs and Sharan Basappa, HCL