

Start	End	General Sessions - Grand Victoria				
09:00	09:15	Welcome & TPC Update				
09:15	09:45	Keynote: Accelerated Infrastructure in an AI World Puneet Agarwal, Marvell				
09:45	10:15	Keynote: Qualcomm				
10:15	11:00	Industry Panel: Building RISC-V Systems: An Indian Perspective Moderator: Subhra Kanti Das, Thales Panelists: Dr. Krishna Kumar Rao, CDAC; Sundar Haran, Western Digital; Srikanth Puvvada, Ola-Krutrini; Neel Gala, Incore Semiconductor				
11:00	11:15	Tea Break & Networking				
Start	End	Track 1 - Grand Victoria B	Track 2 - Grand Victoria A	Track 3 - Robusta & Arabica	Track 4 - Brain Box	Track 5 - Marquis
11:15	12:45	Paper Session 1A: Design & Architecture	Paper Session 2A: Formal Verification	Paper Session 3A: Design Verification - SV & UVM	Paper Session 4A: Mixed Signal Design & Verification	Paper Session 5A: Design Verification - Scenario Generation/Usage
11:15	11:45	<b>1A1:3195</b> - Design Implementation of Generic Architecture for Image Processing Applications and its Verification with UVM Framework <i>Sougata Bhattacharjee</i>	<b>2A1:1947</b> - Navigating Instruction Length Decode: TAP into IP using Formal Verification <i>Vedprakash Mishra</i>	<b>3A1:3687</b> - Sparking UVM stimulus via state design pattern <i>Debarati Banerjee, Nikhil Singla and Rohit Jindal</i>	<b>4A1:639</b> - Accelerating Silicon Bug Detection and Optimizing Execution Flow through Intelligent Adaptive Glitch Detectors in AMS Verification <i>Aadhar Shama, Avinash Chaudhary, Bhavya Shah and Sooraj Sekhar</i>	<b>5A1: 296</b> - Accelerating Sign-Off Cycles: Automated Scenario Extraction from Large Design Landscapes <i>Gaurav Pratap, Vishal Keswani and Sachin Bansal</i>
11:45	12:15	<b>1A2:9722</b> - Data-Driven Design for Adaptive Multi-Die SoC. <i>Ankita Roy and Vikrant Kapila</i>	<b>2A3:9864</b> - Early bird catches the bug - the Arch Formal way <i>Aatreyi Bal, Mahendrawada Sai Kameshwara Rao, Sireesha Tulluri and Robert Beers</i>	<b>3A2:7056</b> - SVRAND – Random Configuration – One class to resolve all parts <i>Kaushal Vala, Krupal Kapadiya, Joseph Bauer and Shyam Sharma</i>	<b>4A2:9609</b> - ChipGuard : A Robust Automated System to Streamline Design Verification Quality Parameters <i>Giridhar Rangarajan, Jitender Dahiya and Sriram K Sounderrajan</i>	<b>5A2:7316</b> - Expanding Verification Horizons: OOPs-Enhanced Script-Driven Verification using Auto PSS Gen Utility (APGU). <i>Ashutosh Bisht and Manendra Singh</i>
12:15	12:45	<b>1A3:4275</b> - A shift-left approach in Qualification of Digital IPs for SoCs by applying next gen automation and data analytics <i>Hirak Jyoti Chakraborty and Ashutosh Bajpai</i>	<b>2A2:3167</b> - Towards Rigorous Fairness: Formal Verification of Multi-Level Arbitration through Hierarchical Family Chains <i>Vedprakash Mishra and Keerthi B</i>	<b>3A3:3812</b> - A Generic Clock UVC for Generating and Testing of High Speed PLL and CDR <i>Dipanshu, Mukesh Gandhi, Amab Ghosh &amp; Parag Lonkar</i>	<b>4A3:9754</b> - Analog Mixed Signal Verification & Validation Methodology: Bridging the Gap between Pre Silicon Verification and Post Silicon Validation <i>Vidya Timmanagoudar, Marcel Oosterhuis and Steef G</i>	<b>5A3:5557</b> - Pragmatic use cases of ChatGPT in chip verification <i>Ajeetha Kumari Venkatesan and Hemamalini Sundaram</i>
12:45	13:45	Lunch Break				
13:45	14:15	Posters and Exhibitor Visit				
14:15	15:45	Paper Session 1B: Design & Architecture	Paper Session 2B: Formal Verification	Paper Session 3B: Design Verification - 3D IC/Chiplet	Paper Session 4B: Low Power Design & Verification	Paper Session 5B: Emulation
14:15	14:45	<b>1B1:8189</b> - Automation of Delay Tuning in TSV aware Heterogeneous 3D Inter-Die memory controller <i>Rahul Laxkar, Ananya Sinha, Naveen Srivastava and Sekhar Dangujubaiyyam</i>	<b>2B1:2190</b> - Complexity Conquered: Pioneering Formal Verification Methods for Systolic Controllers in Advanced Computing <i>Sarsij Saurabh, Rahul Dabur, Tushar Agarwal and Vichal Verma</i>	<b>3B1:407</b> - Protocol Env: A Dynamic approach to Enable Multi-Protocol UCIe Design Verification <i>Vinit Sheth, Deepak Nagaria and Vikas Makhija</i>	<b>4B1:8500</b> - Next-Gen Low Power Verification: Empowering Shift-Left Predictive Analysis with Virtual Instrumentation <i>Sachin Bansal, Yi Liui, M.Vaishnavi Reddy, Nupur Gupta, Vishal Keswani and Manish Goel</i>	<b>5B1:3974</b> - Expedited Gate Level Verification – Unleashing the Potential of Netlist Integrated Emulation Platforms <i>Samhith Kumar Pottem, Vasudeva Reddy Ambati, Rahul S S, Sarang Kalbade, Garima Srivastava and Hyundon Kim</i>
14:45	15:15	<b>1B2:6634</b> - Voltage Slack Analysis as part of Design Robustness analysis to avoid failures due to voltage variations <i>Anurag Shama and Savithri Sundareswaran</i>	<b>2B2:7611</b> - Who watches the watchman? FuSa Verification of DCLS configuration through Formal and Static checks <i>Avinash Pandey, Srobona Mitra Mitra, Sayandeep Sanyal, Sathish Kumar Manickam, Deepak Baranwal and Arunava Dutta</i>	<b>3B2:1272</b> - Beyond Boundaries: Overcoming Chiplet Verification Challenges <i>Pankaj Singh</i>	<b>4B2:1219</b> - Signal Integrity Challenges in rail-to-rail Parallel Interfaces designed for MEMS, Automotive & Infotainment Applications <i>Piyush Mishra, Suprba Kumari and Anuj Gupta</i>	<b>5B2:6678</b> - Simulated Emulation: Methodology For a Faster Turnaround on Emulation <i>Shalini Maheshwari and Ashok Kumar Bhatt</i>
15:15	15:45	<b>1B3:3720</b> - Generative AI based RTL code generator <i>Hareesh Perumal S, Ashutosh Bajpai, Kranthi Kiran Gandem and Vishnu Dutt Pathak</i>	<b>2B3:1423</b> - GenAI Leap in Formal Verification Testplanning <i>Anshul Jain, Karan Rawat and Pradip Prajapati</i>	<b>3B3:7052</b> - Navigating the Maze: Verifying Multi-Module PHY designs in UCIe Multi-Die Systems <i>K S Prasad Subudhi, Ashutosh Singh and Narasimha Babu G V L</i>	<b>4B3:3654</b> - Power Probe: Addressing Power Noise Signal Integrity Challenges for Wide IO HBM Memories Through Advanced Verification Approach <i>Giridhar Rangarajan, Chethan G B, Bhargava Krishna Venigalla, Akhbhobhya B and Anil Deshpande</i>	<b>5B3:2224</b> - Unveiling Advance Hybrid Emulation Methodology for Accelerated Android Home Screen Bring-up and System Level Verification at Pre-Silicon <i>Rinkesh Yadav, Vishweswaran Kannan, Sarang Kalbade, Garima Srivastava and Hyundon Kim</i>
15:45	16:00	Tea Break & Networking				
16:00	17:30	Paper Session 1C: System/System C	Paper Session 2C: Formal Verification	Paper Session 3C: Design Verification - Coverage/Performance	Paper Session 4C: Functional Safety / RISC-V	Paper Session 5C: Post Silicon
16:00	16:30	<b>1C1:7510</b> - Early Architecture Exploration of Multi Die Designs <i>Ranjan Mahajan and Souradeep Guha</i>	<b>2C3:6747</b> - Enhancing Arbitration Integrity: Formal Verification of Weighted Round Robin Arbiter in High-Performance Graphics <i>Usha Rani Bagadi, Mohit Choradia, Ajay Kumar Kolluri and Vichal Verma</i>	<b>3C1:4372</b> - Register model back door access automation for a complex IP <i>Kilaru Vamsikrishna, Dhruv Ashvinbhai Donga and Sushrut B Veerapur</i>	<b>4C1:955</b> - Leveraging Statistical Random Fault (SRF) Sampling for Efficient Functional Safety with reduced efforts <i>Gulshan Kumar Sharma, Sougata Bhattacharjee, Akshaya Kumar Jain, Udaykrishna J, Gaurav Goel and Arun Gogineri</i>	<b>5C1:344</b> - Video/JPEG Performance Analysis and UseCases Validation in Post Silicon using SystemC and OpenVINO based Neural Network models <i>Suresh Vasu and Palanivel Guruvareddiar</i>
16:30	17:00	<b>1C2:9221</b> - SDV Aware Verification : Verification Challenges , Opportunities & Evolution around SW Defined Vehicles (SDV) & Zonal Architectures <i>Neha Srivastava</i>	<b>2C2:2323</b> - A Novel Flow for Low-Power Assertion-Based Verification for Improved Quality and Time-to-Market <i>Gurleen Kaur</i>	<b>3C2:5643</b> - Unified Coverage Methodology: Accelerated Coverage Closure at SoC and IP level <i>Prateek Jain and Ajay Goyal</i>	<b>4C2:9497</b> - An Extension to RISC-V Test Generator : A quick exception check <i>Ranjan Barik, Sai Krishna Pidugu, Manju Bhargavi and Subhra Kanti Das</i>	<b>5C2:6777</b> - Enhancing Post-Silicon Validation Through Generative Adversarial Networks (GANs) for Test Case Generation <i>Aditi Bharmalik and Vidhya Sagar</i>
17:00	17:30	<b>1C3:614</b> - Early Performance Exploration of Memory based on JEDEC Specifications <i>Parvinder Asija and Aman Gupta</i>	<b>2C3:9882</b> - Pioneering Software Formal Verification Methodology for Firmware <i>Sparsa Roychowdhury, Disha Puri and Sudipa Mandal</i>	<b>3C3:7227</b> - Simulation performance improvement with Dynamic memory load & C model export <i>Varsha Antony and Mangesh Kondalkar</i>	<b>4C3:2603</b> - Verification Methodology for Debug Unit of a Superscalar RISC-V Processor <i>Ajay Sharma, Afshan Anjum and Sourav Roy</i>	<b>5C3:1035</b> - An Automated approach for optimizing Circuit Marginality Validation methodologies <i>Vivek Sharma, Pankaj Sharma and Subrata Kumar Behera</i>
17:30	18:00	Best Paper Awards & Closing				