Wednesday, September 18, 2024 General Sessions - Grand Victoria Start End 09:00 09:15 **DVCon India 2024 Inauguration** Vision Talk: Empowering Innovation: Harnessing Collective Wisdom across Tools, Processes, and People! 09:15 10:00 Harry Foster, Siemens

Track 4 - Brain Box

Short Workshop 4A 1:

Short Workshop 4A 2:

Short Workshop 4B_1:

Short Workshop 4B 2:

Exhibit Areas

EXHIBIT HOURS

11:00am to 7pm

Industry Panel: Strengthening India's Fab Ecosystem: The Critical Role of the Design Community

Track 2 - Grand Victoria A

Tutorial 2A:

Moderator: Sumedha Limaye, Intel; Panelists: Ruchir Dixit, IESA; Pradeep CR, Ausdia; Surya Musunuri, Infineon; 11:15 Venkatesh Narasimhan, Silicon Labs

Keynote: The Increasing Verification Horizon in the Era of Pervasive Intelligence

Vikas Gautam, Synopsys & Subrangshu Das, Google

Tea Break & Networking

Lunch Break Keynote: Al for Verification – Today's Reality Vs. Tomorrow's Promisedence

Matt Graham, Cadence

Keynote: The Future is Formal

Ashish Darbari, Axiomise Keynote: Navigating the Future of Chip Design Verification in an Era of Rapid Semiconductor Innovation

Apurva Kumar, Quest Global

Tea Break & Networking

Track 3 - Robusta & Arabica

Short Workshop 3A_1:

Short Workshop 3A_2:

Short Workshop 3B_1:

Short Workshop 3B 2:

Start 11:30

12:15

13:00

15:45

16:00

16:45

17:30

19:10

11:15

10:00

10:30

12:15

13:00 14:00

16:00

16:45

17:30

10:30

11:30

End

Track 1 - Grand Victoria B

Tutorial 1A:

Tutorial 1B:

14:00 14:30



17:45 19:00

17:45 **Day 1 Closing Remarks** 19:00 **Drinks & Networking**

19:10 DVCon India 2024 Awards Welcome - Tessolve Leadership Talk: Awake Thyself

Short Workshop 2B 1:

Short Workshop 2B 2:

20:00 Arjun Devaiah, International Athlete & National Sprint Champion 20:30 **DVCon India 2024 Awards**

20:00 20:30 22:00 Dinner

Thursday, September 19, 2024

			inursaay,	September 19, 2024			
Start	End	General Sessions - Grand Victoria					
09:00	09:15	Welcome & TPC Update					EXHIBIT HOURS
09:15	09:45	Keynote: Accelerated Infrastructure in an Al World Puneet Agarwal, Marvell					9am
09:45	10:15	Keynote: Qualcomm					to
10:15	11:00	Industry Panel: Building RISC-V Systems: An Indian Perspective Moderator: Subhra Kanti Das, Thales Panelists: Dr. Krishna Kumar Rao, CDAC; Sundar Haran, Western Digital; Srikanth Puvvada, Ola-Krutrim; Neel Gala, Incore Semiconductor					6pm
11:00	11:15	Tea Break & Networking					
Start	End	Track 1 - Grand Victoria B	Track 2 - Grand Victoria A	Track 3 - Robusta & Arabica	Track 4 - Brain Box	Track 5 - Marquis	
11:15	12:45	Paper Session 1A: Design & Architecture	Paper Session 2A: Formal Verification	Paper Session 3A: Design Verification - SV & UVM	Paper Session 4A: Mixed Signal Design & Verification	Paper Session 5A: Scenario Generation/Usage	
11:15	11:45	1A1:	2A1:	3A1:	4A1:	5A1:	
11:45	12:15	1A2:	2A2:	3A2:	4A2:	5A2:	
12:15	12:45	1 A3 :	2A3:	3A3:	4A3:	5A3:	
12:45	13:45	Lunch Break					POSTER HOURS 11:00am to
13:45	14:15	Posters and Exhibitor Visit					
14:15	15:45	Paper Session 1B: Design & Architecture	Paper Session 2B: Formal Verification	Paper Session 3B: 3DIC/Chiplet	Paper Session 4B: Low Power Design & Verif	Paper Session 5B: Emulation	4:30pm
14:15	14:45	1B1:	2B1:	3A1:	4A1:	5A1:	
14:45	15:15	1B2	2B2:	3A2:	4A2:	5A2:	
15:15	15:45	1B3:	2B3:	3A3:	4A3:	5A3:	
15:45	16:00	Tea Break & Networking					
16:00	17:30	Paper Session 1C: System/System C	Paper Session 2C: Formal Verification	Paper Session 3C: Coverage/Performance	Paper Session 4C: Functional Safety / RISC-V	Paper Session 5C: Post Silicon	
16:00	16:30	1C1:	2C1:	3C1:	4A1:	5A1:	
16:30	17:00	1C2:	2C2:	3C2:	4A2:	5A2:	
17:00	17:30	1 C2 :	2C3:	3C3:	4A3:	5A3:	
17:30	18:00	Best Paper Awards & Closing					