

|       |       | Thursday, September 3, 2026                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                    |                                                                                                                                                                                                                        | EXHIBIT HOURS<br><br>9am to 5:30pm |
|-------|-------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|------------------------------------|
| Start | End   | General Sessions - Grand Victoria                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                    |                                                                                                                                                                                                                        |                                    |
| 9:00  | 9:15  | Welcome & TPC Update                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                    |                                                                                                                                                                                                                        |                                    |
| 9:15  | 10:00 | Vision Talk: Axiomise (Ashish Darbari, Founder & CEO) : Proof, Not Prompt: Why AI Silicon Needs Formal Verification, Not Just AI-Generated Assertions                                                                                                                              |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                    |                                                                                                                                                                                                                        |                                    |
| 10:00 | 11:00 | Industry Panel: From Classroom to Chip Design: Preparing the Workforce for the Semiconductor-AI Era<br>Moderator: Ramanujam Thodur(Texas Instruments), Panelists: Ameya Pangarkar (Astera Labs), Sreenu Yerabolu (Lancesoft), Priya Ananthakrishnan (Mirafr), Sakshi Arora (IIITB) |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                    |                                                                                                                                                                                                                        |                                    |
| 11:00 | 11:30 | Industry Talk: Prodigy Techno (Vibhav Kaki, Sr. Software Engineering Manager) : Bridging Pre-Silicon Verification to Post-Silicon Debug with Protocol-Aware Tools                                                                                                                  |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                    |                                                                                                                                                                                                                        |                                    |
| 11:30 | 12:00 | Tea Break & Networking                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                    |                                                                                                                                                                                                                        |                                    |
| Start | End   | Track 1 - Grand Victoria B                                                                                                                                                                                                                                                         | Track 2 - Grand Victoria A                                                                                                                                                                                                        | Track 3 - Robusta & Arabica                                                                                                                                                                                                                                                                                | Track 4 - Brain Box                                                                                                                                                                                                | Track 5 - Marquis                                                                                                                                                                                                      |                                    |
| 12:00 | 13:30 | Paper Session 1C:<br>SV & UVM / AI                                                                                                                                                                                                                                                 | Paper Session 2C:<br>System & Embedded                                                                                                                                                                                            | Paper Session 3C:<br>SV & UVM                                                                                                                                                                                                                                                                              | Paper Session 4C:<br>RISC-V Design & Verification                                                                                                                                                                  | Paper Session 5C:<br>Emulation/PGA                                                                                                                                                                                     |                                    |
| 12:00 | 12:30 | 1C1: FunCov.ai: AI that Generates Sharper Coverage & Smarter Closure - by Mahesh Shinde, Shashivardhan N A, Avinash Anantharamu, Nitin Neralkar and Veeraraju Potta                                                                                                                | 2C1: Autonomous Formal Sign-off: Scaling High-Radix Crossbars Verification via GenAI and RPD Synthesis - by Aman Vyas and Nitin Ahuja                                                                                             | 3C1: Analytical Framework for Optimal Sample Point Delay Calculation for Signal I/O Buffers - by Arpit Saxena, Gaurav Jain, Dharini Subashchandra and Shyam Sharma                                                                                                                                         | 4C1: Directed Adaptive Stimulus Evolution (DASE): Coverage-Directed Evolutionary Stimulus Generation for RISC-V RTL Verification - by Ankush Kumar Jaiswal, Aarav Sharma, Garvit Maheshwari and Jean Jenifer Nesam | 5C1: Accelerating GPU Subsystem Verification via Cross Platform Emulation-to-Simulation Trace Replay - by Sanjana Pisal and Rohit Mundada                                                                              |                                    |
| 12:30 | 13:00 | 1C2: AI/ML-Driven Regression Optimization and Coverage Closure: A Multi-Project Case Study - by Hari Krishnan Ananthanarayanan and Prashantkumar Ravindra                                                                                                                          | 2C2: Debug Assist: An LLM-Guided Framework for Debugging FPV Failures - by Kevin Bhensdadiya, Vichal Verma and Ajay Kumar Kolluri                                                                                                 | 3C2: FirmScope: Post-Simulation Firmware Debug from Waveforms, PC Traces, and Source Code - by Pradeepkumar Santdasani, Prashant Sharma and Digvijaya Singh                                                                                                                                                | 4C2: System-Level Verification of N-Trace for a Family of RISC-V Cores - by Nikhil Jain, Kshitij Sukhwai, Jay Gamoneda and Sourav Roy                                                                              | 5C2: SimXL + Gate Level Emulation (GLE): A Validation Technique for Left-Shifting DFT/RTL Bug Discovery in Scandump - by Amita Tekwani, Vijayprasanth V, Naveen Tumati, Rahul Chandran and Pradeep Chandra Akkinapalli |                                    |
| 13:00 | 13:30 | 1C3: AI-Assisted Regression Optimization and Coverage Closure - by Vishnu G, Aravind R K, Krishna Priyanka Immidiseti and Bilal Adnan Farooqui                                                                                                                                     | 2C3: FUSION: Formal verification Using Spec-aware Integration for Optimization - by Bhanu Pratap Singh, Moola Jeevan Chaitanya Goud and Sakthivel Ramaiah                                                                         | 3C3: Reimagining Design Verification: Skillling up the game - by Yaswani Priyanka Vempali and Rajiv Hasija                                                                                                                                                                                                 | 4C3: Reconfigurable Automated SVA Generator for DFT Validation - by Hemanth Sekhar Kothapalli, Adithya Rangan Ck, Murugeswaran Surulivel, Sivasaravanan R and Kali Mani S                                          | 5C3: Adaptive switching between Free-Running and Cycle-Accurate Mode to get high performance and predictive result for Emulation Platform - by Saurabh Shrivastava and Yogesh Mishra                                   |                                    |
| 13:30 | 14:30 | Lunch Break                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                    |                                                                                                                                                                                                                        |                                    |
| 14:30 | 15:30 | POSTER HOURS                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                    |                                                                                                                                                                                                                        |                                    |
| 15:30 | 15:45 | Tea Break & Networking                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                    |                                                                                                                                                                                                                        |                                    |
| 15:45 | 17:15 | Paper Session 1D:<br>SV & UVM / Debug                                                                                                                                                                                                                                              | Paper Session 2D:<br>Chiplet Verification                                                                                                                                                                                         | Paper Session 3D:<br>SV & UVM                                                                                                                                                                                                                                                                              | Paper Session 4D:<br>RISC-V Design & Verification                                                                                                                                                                  | Paper Session 5D:<br>Virtual Prototyping                                                                                                                                                                               |                                    |
| 15:45 | 16:15 | 1D1: CoCorA : An efficient RTL Code debug and Correction Assistant - by Ramya B T                                                                                                                                                                                                  | 2D1: Multi Die Verificaiton Flow and Methodology - A case study - by Venkata Markandeyulu Boddu                                                                                                                                   | 3D1: Accelerated verification sign-off: Delta code review and Incremental Coverage Workflow using Synopsys RTL-TRACE - by Bholendra Pratap Singh, Garima Singh and Aravind R K                                                                                                                             | 4D1: Edge-Efficient Context-Aware Object Detection - by Poojaa Sri S, Rishivathen C and Abishek S                                                                                                                  | 5D1: LLM-VPBench: An Open Benchmark Suite for Evaluating LLM-Aided SystemC TLM-2.0 Virtual Platform Generation - by Subrat Katiyar and Mahantesh Danagouda                                                             |                                    |
| 16:15 | 16:45 | 1D2: Accelerating Netlist Verification with Debug-Ready Gate-Level Emulation - by Vivek Tiwari and Aravind R K                                                                                                                                                                     | 2D2: Agentic AI-Driven UCLP IIP-VIP Integration: Accelerating Chiplet Verification - by Divya Jindal                                                                                                                              | 3D2: Software-Informed Constrained Random Testing: Bridging HW/SW Co-Design and Verification via Temporal Workload Signatures - by Amarnath D                                                                                                                                                              | 4D2: AI-Driven Coverage-Directed Smoke Regression Optimization via Greedy Set Cover for RISC-V Verification - by Anish Jaltare, Abhishek Rajgadga, Shubham Singla and Radha Govindaradjou                          | 5D2: Optimizing Chiplet based AI subsystems using UCLP and HBM4 TLM models - by Parvinder Kaur, Khushboo Mittal, Vishal Kumar and Priyanshu Suman                                                                      |                                    |
| 16:45 | 17:15 | 1D3: Automated Connected Signal Exclusion: Scaling Toggle Coverage Closure in Highly Parameterized IP Verification - by Suresh Kumar Varanasi and Preeti Kumari                                                                                                                    | 2D3: Taming AXI Complexity over UCLP: Beyond Protocol Compliance with a Scalable, Configuration-Driven Verification Framework - by Gunjan Kumar Gupta, Sandeep Kumar Chintala, Venkatesh Kudumula, Tai-Jhou Chen and Ray Varghese | 3D3: Verification-Driven Interface Convergence: Methodology for Validating Functional Interoperability And Accelerating Subsystem Design for Concurrently Developed Compute and Component IPs in Coherent Subsystems - by Alisha Parvez, Preethi Ashok Kumar, Shreya Singh, Jyothi Kumari and Rohit Jindal | 4D3: AI-Driven RTL Change-Aware Testlist Generation for RISC-V Core Verification - by Vikas Dubey, Abhishek Rajgadga, Shubham Singla and Radha Govindaradjou                                                       | 5D3: Trace-Driven Software Performance Exploration Using Virtual Platform Architecture for Heterogeneous Automotive ECU Systems - by Bijendra Singh and Soniya Gupta                                                   |                                    |
| 17:15 | 17:45 | Best Paper Awards & Closing                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                    |                                                                                                                                                                                                                        |                                    |