Focus Group Committee

ESL, System and Virtual Modelling

Ashish Mathur

NXP

Aravinda T

CircuitSutra

Manish Makkar

WDC

Architecture & Design

Narasimha Babu G V L

Synopsys

Sitaram Banda

Renesas

Prateek Sikka

ST

RISC-V EcoSystem

Subhra Das

Thales

Analog and Mixed Signal

Sushma S

Global Foundries

Geeta K

Synopsys

Anil Deshpande

Samsung

Post Silicon Validation

Seru Srinivas

Marvell

Girish Baliga

Keysight

Anoop Oruvingal

Mirafra

Copyright © DVCon, All rights reserved. | Site designed, developed, and maintained by Open Mind Webs